Abstract-A three-level, constant-frequency, isolated converter which employs a coupled inductor to achieve zero-voltage switching of the primary switches in the entire line and load range is described. Because the coupled inductor does not appear as a series inductance in the load current path, it does not cause a loss of duty cycle or severe voltage ringing across the output rectifiers. The operation and performance of the proposed converter was verified on a 1-kW prototype.
detrimental effect on the performance. It introduces a circulating current on the primary side, causes a secondary-side loss of duty cycle, and produces severe parasitic ringing on the secondary side of the transformer as it resonates with the rectifier's junction capacitance.
The circulating current caused by excessive energy stored in the inductance employed to extend the ZVS range down to light loads increases the current stress of the primary switches and the primary-side conduction losses at heavy load. The primaryside conduction losses are further increased due to the secondary side duty cycle loss which must be compensated by reducing the turns ratio of the transformer. Furthermore, a smaller turns ratio of the transformer also increases the voltage stress on the secondary-side rectifiers so that rectifiers with a higher voltage rating that typically exhibit a higher conduction loss may be required. Finally, to control the ringing voltage across the output rectifiers, a lossy snubber circuit is required on the secondary side which also reduces the conversion efficiency.
In this paper, a new three-level ZVS converter is introduced. The proposed three-level ZVS converter employs a coupled inductor on the primary side to achieve ZVS in the entire line and load range. Since this coupled inductor does not appear as a series inductance in the load current path, it does not cause a loss of duty cycle or severe voltage ringing across the output diode. As a result, the proposed circuit exhibits an increased conversion efficiency.
The performance of the proposed three-level converter circuit was experimentally verified on a 1-kW prototype circuit that was designed to operate from a 750 input and deliver 48 output voltage. Fig. 1 shows a circuit diagram of the proposed three-level soft-switched dc-dc converter that employs a coupled inductor on the primary side to extend the ZVS range of the primary switches with a minimum circulation energy and conduction loss. The three-level converter in Fig. 1 consists of a series connection of four primary switches through , rail-splitting capacitors and , "flying capacitors" and , isolation transformer TR, and coupled inductor . In this circuit, the load is coupled to the converter through a full-wave rectifier connected to the center-tapped secondary of the transformer. In addition, clamping diodes and are used to clamp the voltage of outer switches and , respectively, to after the switches are turned off. Finally, blocking capacitor is employed to prevent transformer saturation in case of a volt-second imbalance on the transformer windings that may be generated by circuit parasitics, a mismatching of the switch components' characteristics, and timing signals. To facilitate the explanation of operation of the circuit in Fig. 1, Fig. 2 shows its simplified circuit diagram. In the simplified circuit, it is assumed that inductance of output filter is large enough so that during a switching cycle the output filter can be modeled as a constant current source with the magnitude equal to output current . Also, it is assumed that the capacitances of capacitors and , which form a capacitive divider that splits the input voltage in half, are large so that capacitors and can be modeled by voltage sources and , respectively. Similarly, it is assumed that the capacitances of capacitors and are large enough so that the capacitors can be modeled as constant voltage sources and , respectively. Because the average voltages of the coupled inductor windings and the transformer windings during a switching cycle are zero and for the phase-shift control the outer pair of switches and the inner pair of switches operate with 50% duty cycle, the magnitude of voltage sources and in Fig. 2 is equal to , i.e., .
II. THREE-LEVEL ZVS CONVERTER WITH COUPLED INDUCTOR
To further simplify the analysis of operation of the circuit in Fig. 1 , it is also assumed that the resistance of the conducting semiconductor switches is zero, whereas the resistance of the nonconducting switches is infinite. In addition, the leakage inductances of both transformer TR and coupled inductor , as well as the magnetizing inductance of transformer TR are neglected since their effect on the operation of the circuit is not significant. However, the magnetizing inductance of coupled in- ductor and output capacitances of primary switches are not neglected in this analysis since they play a major role in the operation of the circuit. Consequently, in Fig. 2 , coupled inductor is modeled as the ideal transformer with turns ratio and with parallel magnetizing inductance across the series connection of windings AC and CB, whereas transformer TR is modeled only by the ideal transformer with turns ratio . It should be noted that magnetizing inductance of inductor represents the inductance measured between terminals A and B with terminal C open.
With reference to Fig. 2 , the following relationships between currents can be established:
Since the number of turns of winding AC and winding CB of coupled inductor are the same, it must be that (4) Substituting (4) into (1)- (3) gives (5) (6)
As can be seen from (6) and (7), currents and are composed of two components: 1) primary-current component and 2) magnetizing-current component . The primary-current component directly depends on the load current, whereas the magnetizing current does not directly depend on the load, but rather on the volt-second product across the magnetizing inductance. Namely, a change of the magnetizing current with a change in the load current occurs only if the phase shift between the turn on instants of outer switches and and respective inner switches and is changed to maintain the output regulation. Usually, the change of phase shift with a load change is greater at light loads, i.e., as the load decreases toward no load than at heavier loads. Since in the circuit in Fig. 1 the phase shift increases as the load approaches zero, the volt-second product of also increases so that the circuit in Fig. 1 exhibits the maximum magnetizing current at no load, which makes it possible to achieve ZVS at no load.
Because magnetizing current does not contribute to the load current, as seen in Fig. 2 , it represents a circulating current. Generally, this circulating current and its associated energy should be minimized to reduce losses and maximize the conversion efficiency. Due to an inverse dependence of the volt-second product of on the load current, circuit in Fig. 1 circulates less energy at full load than at light load, and, therefore, features ZVS in a wide load range with a minimum circulating current.
Also from Fig. 2 it can be seen that
Since both windings of coupled inductor have the same number of turns, i.e., since the turns ratio of is , it must be that . In addition, during this topological stage, whose equivalent circuit is shown in Fig. 3(a) , output current flows through output rectifier and the corresponding secondary of the transformer so that primary current , where is the turns ratio of the transformer, is the number of primary winding turns, and is the number of secondary winding turns. Because the primary current is negative, both currents and are also negative as shown in Fig. 4 . At the same time, magnetizing current is linearly increasing with slope , since voltage is positive and equal to half of the input voltage, i.e.,
. As a result, current increases while current decreases. During this interval, voltage which is equal to the secondary winding voltage is zero because primary winding voltage is zero. This stage ends at when switch is turned off. After switch is turned off at , the current which was flowing through the transistor of switch is diverted to switch's output capacitance , as shown in Fig. 3(b) . In this topological stage, current charges capacitor and discharges capacitor at the same rate since the sum of the voltages across capacitors and is equal to constant voltage . As a result, voltage across switch increases while voltage across switch decreases, as illustrated in Fig. 4 . In addition, during this stage the potential of point A decreases causing a decrease of voltage from toward zero and the simultaneous increase of primary voltage from zero toward , as illustrated in Fig. 4 . The positive primary voltage initiates the commutation of output current from rectifier to rectifier . Since the leakage inductance of transformer TR neglected, this commutation is instantaneous. However, in the presence of leakage inductance, the commutation of current from one rectifier to the other takes time. Because during this commutation time both rectifiers are conducting, i.e., the secondary windings of the transformer are shorted, voltage is zero, as shown in Fig. 4 . After capacitor is fully discharged at , i.e., after voltage reaches zero, current continues to flow through antiparallel diode of switch and clamp diode instead of through capacitors and , as shown in Fig. 3(c) . Due 
to positive voltage applied across primary winding , currents , , and begin to increase from negative to positive direction. To achieve ZVS of switch , switch needs to be turned on during the time interval when its antiparallel diode is conducting, as illustrated in Fig. 4 . The stage in Fig. 3(c) ends at when the output current is completely commutated from rectifier to rectifier , i.e., when primary current equals to . During time interval current , which flows through closed switch , is supplied from voltage source , whereas current , which flows through closed switch , is supplied from voltage source , as shown in Fig. 3(d) . The stage in Fig. 3(d) ends at when switch is turned off. After switch is turned off, the current which was flowing through the transistor of switch is diverted to its output capacitance , as shown in Fig. 3(e) . In this topological stage, current charges capacitor and discharges capacitor at the same rate since the sum of the voltages across capacitors and is equal to constant voltage . As a result, voltage across switch increases while voltage across switch decreases, as illustrated in Fig. 4 . At the same time, the potential of point A starts to decrease and it causes a simultaneous decrease of voltage from zero toward and primary voltage from toward zero, as illustrated in Fig. 4 . Since the decrease of the primary voltage is reflected into the secondary voltage, voltage also decreases toward zero as shown in Fig. 4 . This stage ends at when capacitance is fully discharged and when current starts flowing through antiparallel diode of switch , as shown in Fig. 3(f) . Because after negative voltage is applied across magnetizing inductance , magnetizing current starts linearly decreasing toward zero with constant slope , as shown in Fig. 4 . After current reaches zero at , it continues to flow in the negative direction as indicated in Fig. 3(g) . This topological stage in Fig. 3(g) ends at when switch is turned off and the converter enters the second half of the switching cycle. The operation during the second half of the switching cycle, i.e., the operation during time interval , is identical to the operation during the described interval with the roles of switches and and switches and exchanged.
As can be seen from current waveforms and in Fig. 4 , for all four primary switches through the magnitude of the current flowing through the switch at the moment of turn-off is the same, i.e., (11) where is the load current, is the turns ratio of the transformer, and is the amplitude of magnetizing current . According to (11), the commutation of the switches, during which the capacitance of the turned-off switch is charging (voltage across the switch is increasing) and the capacitance of the switch that is about to be turned on is discharging (voltage across the switch is decreasing), is done by the energy stored by both primary current and magnetizing current . While the commutation energy contributed by magnetizing current is always stored in magnetizing inductance of coupled inductor , the commutation energy contributed by current is stored either in the filter inductance of the secondary-side output circuit, or the leakage inductances (not shown in Fig. 1 ) of transformer TR and coupled inductor . Specifically, for inner switches and , the commutation energy contributed by is stored in output-filter inductor , whereas for outer switches and , it is stored in the leakage inductance of the transformer. Since it is desirable to minimize the leakage inductance of transformer TR to minimize the secondary-side parasitic ringing, the energy stored in its leakage inductances is relatively small, i.e., much smaller than the energy stored in output-filter inductance. As a result, in the circuit in Fig. 1 , it is easy to achieve ZVS of inner switches and in the entire load range, where as ZVS of the outer switches and requires a proper sizing of the magnetizing inductance since at light loads almost the entire energy required to create ZVS condition of outer switches and is stored in the magnetizing inductance.
III. DESIGN GUIDELINES
As previously explained, in the proposed three-level ZVS circuit with a coupled inductor, it is more difficult to achieve ZVS of the outer pair of switches than the inner pair of switches because the available energies for creating the ZVS conditions in the two pairs of switches are different. Generally, to achieve ZVS this energy must be at least equal to the energy required to discharge the capacitance of the switch which is about to be turned on and at the same time charge the capacitance of the switch that just has been turned off. At heavier load currents, ZVS is primarily achieved by the energy stored in the leakage inductances of transformer TR. As the load current decreases, the energy stored in the leakage inductances also decreases, whereas the energy stored in inductance increases so that at light loads inductance provides an increasing share of the energy required for ZVS. In fact, at no load, this inductance provides the entire energy required to create the ZVS condition. Therefore, if the value of inductance is selected so that ZVS is achieved at no load and maximum input voltage , ZVS is achieved in the entire load and input-voltage range. Neglecting the capacitances of the transformer's windings, magnetizing inductance necessary to achieve ZVS of the outer switches in the implementations in Fig. 1 is (12) where C is the total capacitance across the primary switches (parasitic and external capacitance, if any) in the corresponding switch pairs.
Finally, it should be noted that the magnitude of primary current of the proposed converter is approximately two times larger than, for example, that of the conventional three-level converter described in [4] if these converters are designed to meet the same specifications. Namely, because during the energy delivery period voltage across the primary winding of transformer TR in the proposed converter is one half of that of the conventional converter, turns ratio of transformer TR of the proposed converter is one half of that in [4] . However, the switch currents of the proposed converter are similar to those of the conventional converter in [4] because each switch in the converter in Fig. 1 carries approximately one half of primary current , as shown in the waveforms of switch currents and of Fig. 4 . Therefore, if the transformer is designed to have the primary winding resistance much smaller than the on-resistance of the primary switches, the conduction losses on the primary side of the converter in Fig. 1 are approximately the same as those in the converter described in [4] . 
IV. EXPERIMENTAL RESULTS
The performance of the proposed three-level ZVS converter was verified on a 1-kW (48 V/21 A) prototype circuit operating at 100 kHz from a 750 V dc input. As shown in , , , and . The loss of the clamp circuit is less than 3 W, which is much lower than the loss of the conventional three-level converter that generally requires a large leakage inductance or even an external inductance to extend the ZVS range. The control circuit was implemented with a UC3895 constant-frequency phase-shift controller. Fig. 6 shows the measured waveforms of the proposed converter at full load and 5% load. The proposed converter has a very small duty cycle loss ( 3%) even at full load, as well as a small parasitic ringing because of the minimized leakage inductance of the transformer that is less than 2 H measured on the primary side of the transformer. The efficiency measurements for the proposed topology is summarized in Fig. 7 . Although, the proposed converter operates with ZVS from no load to full load, the efficiency of the experimental prototype circuit shows a steep decrease at light loads. This steep fall-off of the efficiency at light loads is caused by the core loss of coupled inductor . Namely, since the volt-second product across magnetizing inductance of coupled indictor is inversely proportional to duty cycle D, the core loss of coupled indictor increases as the load decreases, especially when the converter starts operating in discontinuous conduction mode. If necessary, the efficiency at light loads can be improved by redesigning coupled indictor to operate with a lower flux density or using a high efficiency soft ferrite core.
V. CONCLUSION
A new isolated, constant-frequency, three-level ZVS converter which employs a coupled inductor on the primary side to achieve ZVS in a wide range of load current and input voltage with reduced circulating energy and conduction losses has been described. Since this coupled inductor does not appear as a series inductance in the load current path, it does not cause a loss of duty cycle or severe voltage ringing across the output rectifiers. The operation and performance of the proposed circuit was verified on a 1-kW (48-V/21-A) prototype.
